



Faculty of Engineering

4th Year, Fall 2010

	Library Manager:	WorkArea: /usr/local/tsmc13	_ _ _ _ _ _ _ _ _ _ _
File Edit View Design Manager	Library Hanager		<u>H</u> elp
Show Categories Show Files			
Library	Cell	View	
jinverter	jinverter	Create New File 📃 🗆 🗙	
CMFB FUNCTIONAL PPD CP US_8ths VOO_Ring_backup andLLib analogLib basic cdsDefTechLib divider inverter std_cells systemDesign_PLL tsmc13rf	inverter	OK Cancel Defaults Help Library Name inverter	
Messages but was defined in libFile '/u Log file is "/usr/local/tsmc13/libMana		for Lib 'CP'.	

4. <u>Inverter Schematic</u>

a) After you open the previously created Inverter schematic, an empty window appears where you should place your components. To place an NMOS, select Add->Instance or use shortcut "i":

]					Virt	uoso®	Schema	ntic Edit	ing: inv	erter in	verter	schema	tic			
Cmd	I: Instanc	:e	Sel: 0													
ools	Design	Window	Edit Ad	d Check	Sheet	Options	Migrate	Calibre								Hel
7 \$																
2																
2																
2								Add	instance	÷			1.1			
*						Hide	Cance	l Defau	its			Help				
1						Library	I				В	rowse				
7						Cell View	symbol	Ŭ.								
						Names	,Ĩ.		- aY				•			
						Array		Rows	1	Colu	1					
*							Rotate		Sideways	i U	pside Do	wn				
•																
J.																
>																
	mouse T.	: mouseA	ddPt()				M	achHiMou	13ePopUn ()			R: Bot	ate 90		
		mouseA				efine the			usePopUp ()			R: Rot	tate 90		



Faculty of Engineering



Electronics Project

4th Year, Fall 2010

b) Click on **Browse->tsmc13rf->MOSFETs->nmos1v->symbol.** (Note: check the

Show Categories button in the top left corner) Now, you can modify the transistor parameters, e.g. the width W, Length L, No. of fingers N, and Multipliers M for the NMOS.

	pplicatio	ns Plac	es S	yster	n 🥪	-22 C	🥶 😇 🕻					<0)) =	u 📰 🥦 🖉 💷	SA	Thu N	ov 11,	7:52 PM
						Virt				Add	Instance			3			X
	d: Instanc		Sel: (Hide	Cancel	Defaults	5			Help				2
Tools	Design	Window	Edit	Add	Check	Sheet	Library	tsmc13r	đ			Browse	-	\$			Help
							Cell	nmoslv	-1			Browse					
alo							View	symboli									
۲								7 Y 1000 L									
€ ²							Names	μ.									
\mathbb{Q}^2							Array		Rows	1	Columns	1.					
								Rotate	s	ideways	Upside	Down					
Y A																	
							Model Na	me		nch							
	•					•	Multiplier			1							•
Jan .							Length			130n M							
\cap	•					•	- Total Wid	th		2u M							
							Finger Wi	dth		2u M_							
關關							Fingers			1							÷
Q							Threshold			300n M							
						•	Apply Th	reshold									•
ر ا							Gate Con	nection		🔶 None		Bottom 🔷 Both	Alternate				
17						•	S/D Meta	l Width		160n M							•
							Switch S	/D									
abc							Bodytie 1	Гуре		None							•
							Edit Area	& Perim									
							Drain diff	usion area		680f							
							Source di	iffusion ar	ea	680f							
C		: mouseA location f			nce		Drain diff	usion peri	phery	4.68u 1	м			_			
						l FEXa	mpl	a Icader	nc) 🔳	I root@le	oc 🗖 ic	rb 🗖	Cadence	nverter		(I 💿	

- c) Repeat b) for the PMOS.
- d) Then, to connect your components, you need wires. To add wires, select **add** ->**wires**, or simply use the shortcut "**w**".
- e) Any circuit should have ports. Three types of ports exist: IN, OUT and INOUT. Our inverter schematic needs one input port IN, one output port OUT, and two input/output VDD and GND. To add a port: press **p**, then choose the name and the direction. The final schematic should be like this:

- 🛟 A	Applicatio	ons Pla	aces	Syste	m 🥪				, 2110	and be line ting.		adl 📚	🧸 📑 u	SA 📃	Thu N	ov 11,	8:18 PM
									itic Ed	iting: inverter inverte						(_ = ×
Cm	nd:	S	el: 0														2
Tools	s Design	Windov	v Edit	Add	Check	Sheet	Options	Migrate	Calibre								Help
\mathbf{P}																	
										vdd 🔶							
	· ·																
€ ²	•																• •
\mathbb{Q}^2	•									pmós1v 📕 MØ 👘							
										vdd <mark>T</mark> ('pch'							
₩¢.										- in 1:130	n 						
\mathbb{R}										fw:2u							
Jeff										out finge	rs: I						
\sim	-																
<u> </u>	· ·						·										•
谢谢	•						— .					. 🖵					• •
Q	•									nmos1v 📕 M1							• •
										. out .''nch							· ·
• را																	
×۳L										IL tw:2L							
abc										gnd finge m:1							
	-																
-D										gna 🔶 🕐							
$\overline{\frown}$	mouse I	: schSi	ingleS	elect	Pt()			М :	schHiMo	pusePopUp()		R: schZo	omFit(1.	0 0.9)			
<u>_</u>	>																
) چې	🧲 [Sch	nema) 🕙 (/ - File	в	🥹 (Ex	ampl	📄 [cad	enc	🔲 root@loc) 🗔 [icfl	b]	[Cadenc	🗖 🗖	inverter			





Faculty of Engineering

4th Year, Fall 2010


5. <u>Inverter Symbol</u>

An auto-generation option for the symbol is integrated in Cadence's Virtuoso:

- a) To do so, go to Inverter schematic, select **Design->Create Cellview->From Cellview** then press **OK** on the *Cellview From Cellview* window.
- b) The *Symbol Generation Options* window appears where you can choose where you want to put your pins, to the left, right, top and bottom of the symbol and my choices are as in the following figure:

		s Place			~~		-) 🔇 🚨 💻	8	Fri No		
						Vir	tuoso@	Schema	tic Edit	ing: inverte	r inverter so	chematic					100
e <u>E</u>	Cm			Sel: 0												2	11
Show	Tools	Design	Winde	ow E	dit Ad	d Ch	eck She	et Options	s Migrat	e Calibre						Help	
ibrary	\mathbf{P}																
nverte		· ·								vdd 🥌							
MFB	۲	· ·								, dd							
UNCTIO FD CP	€ ²																
s_8 ths																	
CO_Rin CO Rin	\mathbb{Q}^2	· ·								Sym	bol Generat	tion Options	3				
hdlLib nalogL	1000 N	· ·						ок	Cancel	Apply					Help	•	
asic	JA,							Library	Name		Cell Name		View Na	me			
dsDefT ivider	\mathbb{R}							inver	terį́		inverter		symbol				
nverte td cel								Pin Spe	cificatio	าร					Attributes		
ystemD	3ª	· ·						Left	Pins	in j					List		
smc13r	\cap							Righ	t Pins	out					List		
								Тор		vdd					List		
	쀎							-	· · · · ·								
	Q	· ·							om Pins						List	·	
	~									d Connection P					_		
	∕							• I	lone 🔷	All 🔷 Only the	se:						
	<u>ر</u> ت							Load/S	ave	Edit Att	ributes	Edit Labels		Edit Prope	erties		
		· ·								gna	- migers						
	abc	· ·									m :1						
										iana 🟉							
Messa	•D																
arning																	
	-	mouse L	. oob	Singl	-Feler	+ D + /)			M. ochHi	MousePopUp()		P. ooku	iViewToVie				i
	G	>	. sch	singl	esered	sere()			a: scnHi	MousePopup()		r: schh	TATEMICA19	w()			
=		e 🤇	_					Cade			icfb	Cad] inverter			

c) The basic symbol is shown next:







Faculty of Engineering

4th Year, Fall 2010

d) You can edit the symbol shape, select **Add**->**Shape**->..... and draw the traditional inverter symbol as shown below:


🐝 Applications Places System	™ 🥱 🥸 🧟 🦉 🛜 🔕	(3) 4	🍐 🧐 道 📑 USA 🛄 Fri	Nov 12, 7:46 PM
	Virtuoso® Symbol Editing:	inverter inverter symbol	[───× <mark>⊢</mark> ─►
Eile Edit Ond: Sel:	:0			з ×
Tools Design Window	Edit Add Check Options			Help
	· · · · · · ·			
<u>€</u> 2				
				.
		i i i i i i	tanceName	
				· ·
	· in· · [@partNar	ne] 🤍 🕂 —		
				•
				•
				•
Page 2 /	ingleSelectPt M: schHiMous	R: sch	ZoomFit(1.0 0.9)	
Se Evinc	📄 🕙 [root] 🗟 caden] 💷 [root@l	.] 🗖 icfb 📄 🗖 Caden]	inverter	

6. <u>Test bench of inverter simulation</u>

To simulate the inverter example, we simply need a DC source which will be connected between VDD and GND and a pulse source(square wave) that is connected to the input:

- a) Create a new schematic cell view called "tb_inverter".
- b) Add our previously created inverter to it: press **i**, then choose your inverter and add it to the schematic.
- c) To add the pulse source, press i, and click on Browse -> analogLib -> Sources -> Independent -> vpulse -> Symbol. In the following window, you can choose the characteristics of your square wave:

🛟 Appli	cations	Places	Syste	m 🥪 🥸	<u>s</u>	S 🕙) 🛛 🍋 🔞 🛢		USA	Fri Nov 12	, 7:58 PM
				v	irtuos	o® Schem			Add Inst	ance			×Ì			() d x
File E	Cm	d: Instanc	e	Sel: 0			Hide	Cancel	Defaults			He	р		4	l Help
Show	Tools	Design	Window	Edit Add	Check	Sheet Opt									Help	
	R						Library	analogL	ibj			Browse				
Library							Cell	vpulse								
linverte	۲						View	symbol								
CMFB FUNCTIO							Names	Ĭ								
PFD CP	€²						Harnes	h.								
US_8ths VCO_Rin	<u>~</u> 2						Array		Rows 1		Columns	1				
VCO Rin	Q2							Rotate	Sidew	au a	Upside	Doum				
ahdlLib analogL	V L							notate	Sidew	ays	opside	Down				
basic	\sim															
cdsDefT divider	\mathbb{R}						AC magn	itude	Ĭ.							
inverte	L.						AC phase		T							
std_cel systemD	3ª						-		11 1							
tsmc13r	0						DC volta	-	ļ.							
	£ 1						Voltage 1		3							
	LEIBER						Voltage 2	2	0.	0 v <u>í</u>						
	關聯						Delay tin	ne	Ĭ.							
	Q						Rise time	`	Ť							
	<u> </u>								1							
							Fall time		,i.	·						
							Pulse wi	ith		0.0u sį						
	٦ , ۲						Period		11	3						
	[abc]						Frequenc	y name fo	r 1/period 🗓							
	abc						Noise file	name	Ť							
U									eq pairs 🔍							
— Messa								of noise/fr	···							
Warning							Type of I	rising & fal	ling edge							
ĭ		mouse L		ddn+ ()			XF magni	itude	Ĭ.							
				for the insta	ance.		PAC mag	nitude	Ϊ.				-			
S	Evince		Evince		root - F	il 📄 [ca	denc	🔲 [root	@lo	cfb		Cadence		tb_inverter		



7. To begin simulation, select **Tools**->**Analog Environment**, the **ADE** window appears where we can handle simulations like below:

File E Cmd:	Sel: 0 Status: Ready		T=27 C Simulator: spectre	4 Help
Tools Design Wi	ndow Edit Add Check Sheet Options Migrate Calibre		· · · · ·	Help
Show				
mverte				
NCTIO CP CP				
S Stha				
0 Rin _2				
O_Rin 🔨				
aloct Vel Joole				· ·
asic				
lsDefT				
Virtuoso	8 Analog Design Environment (1)			· ·
Status: Ready	T=27 C Simulator: spectre	5 10		
ession Setup Analyses '	Ariables Outputs Simulation Results Tools	Help		
	•	7 >		
Design	Analyses			
prary inverter	# Type Arguments Enable			
		F TRAN		
II tb_inverter				
ew schematic				
Design Variables	Outputs			· ·
-	# Name/Signal/Expr Value Plot Save March	· · · · · · · ·		
Name Value		Je se		
Name Value				· ·
Name Value				
Name Value	Plotting mode: Replace			
Name Value	Plotting mode: Replace			
Name Value	Plotting mode: Replace 🛁		InstallApp(getCurrentWindow()	"an

Page 8 of 15



Electronics Project


Faculty of Engineering

4th Year, Fall 2010

- g) Click on **Choose Analysis** icon in the right panel, a window appears where you can make TRAN, AC, DC, PSS, PAC, analyses as you want, for the inverter exmaple, we'll use **TRAN** only and **Stop time** will be **10ms**.
- h) To begin simulation, click on Netlist and Run icon (the green traffic light).
- i) To see the waveform at input and output nets, you need to plot them. To do so, select **Results->Direct Plot->Plot Outputs** & click on the nets you wish to plot. Don't forget to check the **Add to outputs** option as in figure:

👫 Applications Places System 🤪 🏽 🖉 🔕	۵۵) 👔	🛃 🐻 🧐 불	usa 🗾	Sat Nov 13,	5:39 AM
Virtuoso® Schematic Editing: Inverter tb_i	inverter schematic Virtuoso® Analog De	esign Env	ironment (1)		pox
File E Cmd: Sel: 0 Status: Ready		T=27 (C Simulator: sp	ectre 2	Help
Show Tools Design Window Edit Add Check Sheet Option	ns Migrate Calibre			Help	
Inverte CMFB					
FUNCTIO PFD_CP					
US_8ths					
$\mathbb{VC0}_{\mathrm{Rin}} \subset \mathbb{C}^2$					
ahdlLib analogL					
basic basic					
CdsDefT	Direct Plot Form				
Status: Ready T=27	OK Cancel Help	· · IØ			
	Plotting Mode Append _				
A	Analysis				
Design Analyses	◆ tran				
Library inverter # Type Arguments	•				
Cell tb_inverter 1 tran 0 10m F	Function				
View schematic	◆ Voltage 🔷 Current				
Design Variables Outputs	◇ Power ◇ Noise Measurement				
	Select Net				
* Name Value * Name/Signal/Expl					
P	Prepend Waveform from Reference Directory				
	Add To Outputs 🔳				
	·				
Plotting move:	Select Net on schematic				
> Results in /root/simulation/tb_inverter/spectre/schematic		irectBlot	('sevSession1	laciDiro	
S Select Net (Hit Escape to quit)	K:sevb.	113002100	(30 7 363310/01	COLDILE	'En M
Section 2014	📄 [caden 🔲 icfb 📄 🗖 Caden 🗍	tb_inv	Virtuos		

j) The plot of **in** and **out** nets is shown in the following figure:



Page 9 of 15





4th Year, Fall 2010

Faculty of Engineering

7. <u>More tips</u>

a) You can declare a variable and use it to assign values to component parameters. To do so, in the ADE window, the simulation window, select **Variables**->**Edit** and the following window appears where you can declare a variable and set its value. My variable is **vdd** and its value equals 3 and then press **OK**. Then, in the tb_inverter schematic, set the DC source value to **vdd** and and re-simulate it. It should be ok.

Applications Places	System 😸 🍣 📚 🦑	M 😂 🔘				a) 🧟 🖓 📑	JSA Sa	at Nov 13,	5:50
🗆 🗍 🗖 Virtuoso@	Schematic Editing	: inverter t	b_inverter	schemati	c Virtuoso	Analog Design Envir Analog Design Envir	onment (1)		ho
File E Cmd:	Sel: 0 Status	: Ready				T=27 C 3	Simulator: spec	tre 2	Help
Show Tools Design V	Mindow Edit Add Chec	k Sheet Opt	ions Migrate	e Calibre				Help	-
									1
inverte									
UNCTIO									
FD_CP S 8ths									
CO_Rin2									
CO_Rin hdlLib									
nalogL									
dsDefT				· · · · ·			.		
Virtuos	o® Analog Design E	Enviro 🔜 🖻	diting Desi	gn Variab	ies Virtuos	so® Analog Desi 🗕 🗆 🕽	· · · ·		
Status: Ready		ок	Cancel A	pply Apply	& Run Simulatio	on Helj	3		
ession Setup Analyses	Variables Outputs Si	mulatio	Sele	ected Variab	le	Table of Design Variables	· out · ·		
Design		Anal Name	e vd	đ		# Name Value	• ошt • •		
	# Type Arg	monto	-	ч. 		-			
brary inverter		vaue	e (Expr) 🖣						
ell tb_inverter	1 tran 0	101 Add	d Delete Cha	ange Next	Clear Find				
ew schematic						-			
Design Variables		Out Celly	iew Variables	Conv From	n Conv To				
Name Value	# Name/Signal/Ex					1			
		-			Jahr I				
	1 v /in; tran (V) 2 v /out; tran (V)		no no						
					發				
		Plotting ma	ode: Repla	ace _	•				
		o tang ma	чот порт					d. e.e. 1. \	1
						R: sevEditSelected	vars(sevsess	(IONI)	

- b) The cadence simulator is called *spectre*.
- c) You can invoke **Tools**->**Parametric Analysis...** from the ADE window. The parametric analysis tool is a powerful tool that is used to do the same simulations with changing some specific variable. For example, you may need it to change the length of MOS and see the gain each time until you reach the desired value.

Application	ns Places	System	m 😪 🥸	S 😓 🏈	۵ 🔁								(ک)) 📑	USA			Sat	Νον	13,	7:17
	Virtuoso					r tb_in	verter	schem	atic	Virtu	oso@	B Ana	log	Desi	ign E	nvir	onn	nent	(1)) (-)(•)(×	իթ
<u>E</u> di O	md:	Sel	:0 \$	Status: Re	eady										T-2	7 C	Simu	lator	: sp	ectr	e	2	
T00	ls Design	Window	Edit Add	Check	Sheet (Options	Migrate	Calibre														leip	
	·																						
8 4 AL																							ns
appnot 🗨	2																						
nalog	2																						
2																							
	<u>د</u>																						
-1324			arametr	ic Analy	/sis - s	pectre	(0): inv	verter	tb_inv	erter	sche	mati	e					e)) i					
	Tool Swe	ep Set	up Analys	is											F	leip	10						
Status: Rea																	-	- 12					
ssion Setu	1				Variable		 Т		1	Ad	id Spe	cificat	tion _	.				·ut					
Des	Sweep 1				variable	name	*											•	-				
rary inver	Range Typ	e -	From/To	_	From		L		То	I.													
l tb_in			Auto	- 1			÷							Se	elect								
w schem	Step Cont	~ol _	74440		Total S	teps	.1.																
Design V																							
Name																		•					
vdd	3	1	v /in; tr																				
vaa	5	1 2	v /in; tr v /out; t			n			1														
									8														
				1	Plotting	mode:	Repla	ce —	In	/													
									12	•			R: s	evPar	amet:	ricT	001(sevS	iess	ion	1)		
eenst 🗲	≦ >																						
🗳 Evin	1 0	In 🏼	🕙 / - Fil	[🔲 [ro		🖹 [ca		[icfb]		[Cad	10	tb		11	Virtu			Para.				1 0	



Electronics Project

4th Year, Fall 2010

Faculty of Engineering

8. <u>Periodic Steady-State (PSS) Analysis</u>

This analysis computes the steady-state response of the circuit with only the clock and a transient input applied. This analysis is also a prerequisite to the periodic small-signal analyses that follow because it sets the periodic operating point.

Cho	oosing	Analyse	s Virtuo	so® Analo	g Desig 🗕	
ок	Cancel	Defaults	Apply			Help
Analy	rsis <	tran	🔷 dc	🔷 ac	🔷 noise	
	<	xf	🔷 sens	dcmatch	Stb	
	<	pz	🔷 sp	🔷 envip	🔶 pss	
	<	pac	🔷 pnoise	\diamondsuit pxf	🔷 psp	
	<	qpss	🔷 qpac	\Diamond qpnoise	🔷 qpxf	
	<	qpsp				
		Periodic	Steady State	Analysis		
Funda	amental	Tones				
# Na	me	Expr	Value	Signal	SrcId	
1		1K	1K	Large	Vin	-
3		100K	100K	Large	Vclk	
Ľ	Ĭ			Large =		
C	lear/Add	Delet	e Upda	ate From Hier	archy	
			•			
	Beat Fred Beat Peri		1К	Auto	Calculate 🔳	
	seat Pen	iua				
Quitin		wiele				
	ut harmo		10			
Numt	per of ha	rmonics _	10			
		aults (em	-			
	conserva	ative 🔄 n	noderate 🔄 l	iberal		
Additi	ional Tim	ne for Stat	oilization (tsta	ab) 1.5m]		
Save	Initial T	ransient R	esults (savei	init) 🗌 no 🗌	yes	
					-	
Oscill	lator _					
Swee	ib 🗌					
Enabl	led 🔳				Options	

Page 11 of 15



The fundamental frequency of the steady-state response (called beat frequency) is usually the smallest frequency pertaining to all of the applied sources. For example, in a switched-capacitor filter, we may have two main sources with frequencies: f_{in} and f_{clk} . The output will have a fundamental frequency = $f_{in} < f_{clk}$. If you need to change the beat-frequency, uncheck the *Auto-Calculate* option: (This is not usually needed)

♦ Beat Frequency			
♦ Beat Period	1K	Auto Calculate 🔳	
	·		

The number of harmonics (multiples of fin) in the output spectrum can also be set using the corresponding parameter:

Output harmonics
Number of harmonics $=$ 10

The PSS analysis, like a conventional transient analysis, starts off from an initial condition. If you do not specify an initial condition, then Spectre uses a DC analysis to determine the initial condition. During a DC analysis, the clocks are not operating, so the opamps have no feedback, causing their outputs to get stuck at the rails. The initial condition computed during the DC analysis causes the filter to react wildly in transient analysis, bouncing off the rails several times before it settles. This can cause convergence difficulties during PSS analysis that could be resolved in several ways. One approach that works in this case is to simply specify zero initial conditions for all capacitors in the circuit. This avoids a bad starting point. Another approach that is widely applicable when confronting convergence problems in PSS analysis is to use the *tstab* parameter, which delays the start of the PSS shooting loop:

Accuracy Defaults (empreset)		
🔄 conservative 🔄 moderate 🔄 liberal		
Additional Time for Stabilization (tstab) 1.5 m		
Save Initial Transient Results (saveinit) 🔄 no 🔄 yes		

For example, if tstab = 1.5 ms, this causes the transient analysis to be performed to at least t = 1.5 ms before the PSS analysis attempts to compute the steady-state solution. Waiting until t = 1.5 ms allows the simulator to get beyond the difficult time when the filter is bouncing off the rails, which results in PSS analysis converging easily.

In order to further improve the efficiency of the PSS analysis, the phasing of the clock signals relative to the simulation interval is chosen carefully. It is best to have the simulation interval begin and end at points where the signals are not changing abruptly.



Electronics Project

4th Year, Fall 2010

Faculty of Engineering

9. Periodic-AC (PAC) and Periodic-XF (PXF) Analyses

With Spectre there are two analyses commonly used to measure small-signal gain. They are referred to as the PAC and PXF analyses. We will be more concerned with the PAC analysis:

🗖 Cho	osing	Analyse	s Virtuo	so® Analo	g Des 🗕	
ок	Cancel	Defaults	Apply			Help
Analy	sis <	tran	⇒ dc	⇔ ac	🔷 noise	
	<	xf	\diamond sens	\diamond dcmatch	🔷 stb	
	<	pz	🔷 sp	🔷 envip	\diamondsuit pss	
) pac	🔷 pnoise	⇔pxf	🔷 psp 👘	
	<	qpss	🔷 qpac	🔷 qpnoise	🔷 qpxf	
		db2b				
		Per	iodic AC Anal	ysis		
PSS Be	eat Frequ	uency (Hz) ^{1K}			
		default =	Swee	ep is Currently	/ Absolute	
. ·	-		nange (nz)			
Sta	rt-Stop	St	art 5	Stop	50k <u>i</u>	
Swee	р Туре					
_			*	Per Decade	20 <u>í</u>	
LUya	rithmic		Number	r of Steps	1	
Add S	pecific	Points 🔄				
Sideb	ands					
Maxi	mum sid	leband 😑	đ			
Speci	alized A	nalyses				
No	ne =					
Enable	ed 🔳				Options	

The gain is measured by applying a small sinusoid at the input and measuring the amplitude of the signal at the output. This is somewhat complicated by two factors. First, the signal at the output may only approximate a sinusoid. Remember that it is being sampled at the clock rate. This means that care must be taken when defining what is meant by the output amplitude. With Spectre, the output amplitude is defined by first performing a Fourier analysis on the output signal and taking the amplitude to be

Page 13 of 15



Electronics Project

Faculty of Engineering

4th Year, Fall 2010

the amplitude of the first harmonic. Second, the input and output sinusoids may be at different frequencies. If the input frequency is small relative to the clock frequency, then generally the input and output are at the same frequency. But it is also common for the input frequency to near or above the clock frequency, in which aliasing acts to down convert the input signal to baseband. In this case, designers are purposely exploiting aliasing to down-convert a signal. Spectre handles both cases.

The PAC (periodic AC) analysis is similar in concept to SPICE's AC analysis, with the difference being that Spectre's PAC analysis performs a small-signal analysis about a periodically-varying operating point whereas SPICE's AC analysis assumes a time-invariant operating point. Thus, with SPICE the clock is effectively disabled before running an AC analysis, whereas Spectre's PAC analysis effectively performs the AC analysis with the clock present. With the clock applied, the circuit naturally translates signals from one frequency to another. A signal applied at frequency f_{in} can be translated to any frequency $f_{out} = kf_{clk} + f_{in}$ (1) where k is any integer.

Similarly, a signal observed at a frequency f_{out} could have been injected into the circuit at any frequency $f_{in} = kf_{clk} + f_{out}$ (2). As such, the PAC and PXF analyses compute the transfer functions. In particular, they compute the transfer functions associated with a range of values of k as defined by the *Maximum Sideband* parameter, where PAC computes the transfer functions described by (1) and PXF computes the ones described by (2).

The circuit is linearized before performing the PAC analysis, so the output amplitude will scale linearly with the input amplitude, so generally one simply uses the most convenient value for the input amplitude, in this case 1 since it allows us to directly compute the gain at the output. The PAC magnitude option is adjusted by clicking on the source, viewing its properties (by pressing Q) and scrolling till you find *PAC Magnitude*. A sweep range is then set as in a conventional AC analysis. The last parameter specified on the PAC analysis is *Maximum Sideband*:

Sidebands	
Maximum sideband 😑	ď

This parameter specifies how many output sidebands should be computed. Remember that the output frequency need not be the same as the input frequency. The output frequencies are given by $f_{out}(k) = kf_{clk} + f_{in}$ (3) where k is the sideband index. In the case where we are computing the direct gain, the output frequency is the same as the input frequency, so k = 0. The PAC analysis will compute all of the sidebands for $k \leq Maximum Sideband$ since we are only interested in the case where k = 0 the Maximum Sideband parameter is set to 0.



Electronics Project

4th Year, Fall 2010

Faculty of Engineering

The result usually consists of two components, a direct feed through piece due to the signal in track mode, and a sin(x)/x piece due to the signal in hold mode. Often, one is only interested in the hold mode component. Spectre naturally considers the whole signal, to get it to ignore the track mode component one has to create a new signal that does not contain the track mode component. To do so, an idealized sample-and-hold is constructed with Verilog-A. It is used to sample the output of the track-and-hold during the hold phase.

The PAC analysis allows one to specify a particular signal at a particular frequency at the input and then to determine the response at the output at any sideband. If the opposite is occurring, i.e. the transfer functions from the various sidebands at the input to a single output sideband are desired. This would require running many PAC analyses, each with the input set to run over a different range of frequencies and the output produced for a different sideband. Instead, one can use a PXF analysis. Whereas the PAC analysis computes the output signal at every node and every sideband given a single input, the PXF analysis computes the transfer function from every input source at every sideband to a single output.

With the same analysis one could also determine the transfer function from each source. For example, the power supply rejection is available for free with a PXF analysis because it computes the transfer function from the supply source (at all sidebands) to the output.

Page 15 of 15